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SUMMARY
A growing number of industries are turning to data warehousing applications such as fore-
casting and risk assessment to process large volumes of data. These data warehousing
applications, which utilize queries comprised of a mix of arithmetic and relational algebra
(RA) operators, currently run on systems that utilize commodity multi-core CPUs. If we
acknowledge the data-intensive nature of these applications, general purpose graphics pro-
cessing units (GPUs) with high throughput and memory bandwidth seem to be natural can-
didates to host these applications. However, since such relational queries exhibit irregular
parallelism and data accesses, their efficient implementation on GPUs remains challenging.
Thus, although tailored solutions for individual processors using their native programming
environments have evolved, these solutions are not accessible to other processors. This the-
sis addresses this problem by providing a portable implementation of RA, mathematical,
and related primitives required to implement and accelerate relational queries over large
data sets in the form of the library. These primitives can run on any modern multi- and
many-core architecture that supports OpenCL, thereby enhancing the performance poten-
tial of such architectures for warehousing applications. In essence, this thesis describes
the implementation of primitives and the results of their performance evaluation on a range
of platforms and concludes with insights, the identification of opportunities, and lessons
learned. One of the major insights from our analysis is that for complex relational queries,
the time taken to transfer data between host CPUs and discrete GPUs can render the per-
formance of discrete and integrated GPUs comparable in spite of the higher computing
power and memory bandwidth of discrete GPUs. Therefore, data movement optimization
is the key to effectively harnessing the high performance of discrete GPUs; otherwise, cost
effectiveness would encourage the use of integrated GPUs. Furthermore, portability also
enables the complete utilization of all GPUs and CPUs in the system at run time by oppor-




As traditional operational databases typically handle short queries and small amounts of
data, they are useful for simple transactions, not for processing complex queries in data-
intensive applications [2]. The need to handle big data in such applications prompted the
creation of data warehouses. Such mass storage facilities are playing an increasingly im-
portant role in current industrial applications. Modern enterprises use various data ware-
housing applications for collecting, managing, analyzing, and disseminating big data [3].
The emergence of big data in sensor technology, retail and inventory transactions, social
media, computer vision, and many other fields has led to the establishment of warehouses
comprised of on-line analytical processing (OLAP) systems that handle large transactions
and complex queries. A significant portion of data warehousing applications comprises
relational queries that, in turn, are based on a mix of arithmetic and relational algebra
(RA) operators. Since they process a substantial amount of data, these operators should
be capable of exhibiting massive degrees of parallelism. To accelerate these operators and
applications, modern graphics processing units (GPUs) with a highly parallel structure and
high memory bandwidth are attractive. However, these operators exhibit highly unstruc-
tured and irregular parallelism and perform very few operations per byte. Therefore, unlike
other traditional scientific operations and computations that effectively utilize parallelism,
the efficient parallel implementation of these operators is a challenge.
Over the past few years, the implementation of RA operators on GPUs has led to better
performance than that on CPUs [4]. In their implementation, a substantial portion of ex-
ecution time is spent on explicit data transfer between the host/CPU and the GPU. While
this data transfer from the host to the GPU and back to the host after processing on the GPU
incurs overhead [5], it may be avoided if the host and the device share the same memory
space. Keeping this in mind, the industry introduced integrated CPU-GPU architectures.
1
Recent processors with this architecture include AMD Kaveri and Richland [6], Intel′s
Haswell and Ivy Bridge [7], and Nvidia Echelon [8]. The industry is also focusing on mak-
ing discrete GPUs, such as AMD Southern Island devices [9] and NVIDIA Kepler [10],
with separate host and device memory more powerful through the addition of more com-
puting units and an increase in memory bandwidth. Researchers are concurrently develop-
ing methods of increasing the performance of RA operators on modern CPUs by exploiting
their multiple general-purpose cores. Many recent performance studies comparing GPUs
to CPUs, most of which were carried out using CUDA on Nvidia GPUs, have reported
tremendous speedup [1] [4]. However, one of the major drawbacks of using this approach
is that CUDA restricts portability and runs only on Nvidia processors [11]. Therefore, this
motivates us to pursue the portable implementation of RA, arithmetic, and other primitives
required to execute relational queries using OpenCL and evaluate their performance on a
range of available CPU and GPU platforms [12].
The objective of this thesis is to construct a portable library that comprises the opti-
mized OpenCL implementation of a set of RA, arithmetic, and other related primitives.
These primitives are also used to implement micro-benchmarks derived from the TPC-H
industry standard benchmark suite [13]. This study will evaluate the library across a range
of CPUs, discrete GPUs, and fused CPU-GPU architectures. The research goals are 1)
to understand the relative strengths and weaknesses of both discrete and fused CPU-GPU
configurations from the perspective of the relational processing of large data volumes and
2) to enable the cross-platform portable realization of support for relational queries. The
long-term goal of this project is to merge this library with the ongoing Red Fox project
[1] in which our OpenCL library will complement the existing RA primitive CUDA li-
brary. The overview of this project is given in Chapter 2. From our experiments, we found
out that if only the time taken to execute kernels is measured, discrete GPUs having a large
number of compute units, high memory bandwidth, and many hardware resources available
on-chip are the fastest. When the data transfer time is added to the kernel execution time,
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the performance of discrete GPUs is slightly better than that of integrated GPUs in case of
complex micro-benchmarks and worse in case of simple micro-benchmarks. Therefore, we
concluded that when multiple processors are available in the system then one should sched-
ule fine-grained kernels on the integrated GPU, complex kernels on the discrete GPU, and




2.1 Relational Algebra Operators
Relational database management system (RDBMS) and relational database query languages
such as SQL [14] and Datalog [15] are theoretically based on RA (relational algebra), which
defines a formal set of rules of how relational databases operate. RA consists of several ba-
sic and derived operators that work on relations. A relation is a set of tuples, each of which
is composed of one or more attributes. In other words, an n-ary tuple in a relation con-
sists of n values for each attribute in a relation. The main RA operators include SELECT,
PROJECT, CROSS PRODUCT, JOIN, and SET OPERATIONS (SET UNION, SET DIF-
FERENCE, SET INTERSECTION). A single data warehouse query contains several RA
and other operators that provide a means of retrieving and manipulating data in existing
relations and transforming data into new relations.
In our implementation, we have stored relations as densely packed arrays of key-value
pairs or tuples. A tuple has two attributes: a key attribute, and a value attribute. Each tuple
can have up to three value attributes, shown in Figure 1. Operators usually function on key
attributes, but in some cases, they work on both key and value attributes. For optimization
across operators, we implemented all operators using an algorithmic structure with a se-
quence of identical stages: partition, compute, and gather. These multistage algorithms are



















Figure 1: Key-value pairs representation
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2.2 OpenCL vs CUDA
Recent frameworks commonly used for developing structured and irregular applications on
parallel architectures are Open Computing Language (OpenCL) [16] and Compute Uni-
fied Device Architecture (CUDA) [11]. These frameworks include OpenCL and CUDA C
programming languages, respectively, which follow a parallel programming model known
as bulk-synchronous parallel (BSP) model [17]. With this model, the OpenCL or CUDA
application has one or more data-parallel kernels executed across a number of work-items
(OpenCL) or threads (CUDA). Work-items/threads are grouped into local work-groups/
cooperative thread arrays (CTAs) that share local/shared memory and can be synchronized
using the OpenCL API or CUDA function, or barriers. Work-items/threads within the
work groups are also grouped on the hardware level, and these groups are referred to as
”wavefronts” in OpenCL and ”warps” in CUDA. From now onwards, we will use OpenCL
terminology. Wavefronts execute the same instruction, work in lock-step fashion, and a
large number of them executing in parallel can hide pipeline and memory latency. Fig-
ure 2 illustrates a work-item, a work-group, and an NDRange, which represents the total
number of work-items and can be either one-, two-, or three- dimensional. A work-item
operates on a processing element, a work-group on a compute unit, and NDRange on the
device. Processing elements and compute units are explained in Chapter 4 when platforms
are described in detail.
Work-item Work-group NDRange
Figure 2: Basic blocks of OpenCL
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Intel, Nvidia and others.
One vendor: Nvidia.
Code Portability
Code portable on multiple
architectures but not opti-
mized for speed.
Not portable. Run only on
Nvidia processors.
C++ Constructs
Based on C99 (AMD sup-





CUDA still has no equiv-
alent to OpenCL out-of-
order queues.
In the OpenCL or CUDA memory hierarchy, global memory has the highest latency.
It is used for the transfer of data between the host and the device, and by kernels to read
and write. Work-groups share the local memory, and private memory or registers are ded-
icated to each work-item. OpenCL and CUDA do not provide any global barriers, but the
programmer can do his own global synchronization while writing code. Both frameworks
offer some advantages and disadvantages, but the common purpose is to try to increase
computing performance. The main differences between OpenCL and CUDA are listed in
Table 1.
Studying irregular applications such as graph and relational query processing applica-
tions on parallel processors is now mainstream research [18] [1]. A significant amount of
research has been devoted to the study of the potential of GPUs to speed up irregular appli-
cations. This thesis targets the implementation of relational algebra and related primitives
used in relational database queries that are data-intensive but highly unstructured and irreg-
ular. Because of the support of multiple vendors and the convenience of porting code across
multiple different architectures, we used OpenCL for this thesis [19], thereby gaining ac-
cess to a wide range of CPUs and GPUs. This thesis provides the performance evaluation
of primitives on the GPUs and CPUs of two different vendors. Other accelerators and
6
processors such as Intel Xeon Phi will be evaluated in the future.
2.3 Red Fox
Red Fox [1] is a framework that accelerates Datalog [15] queries on GPUs, thereby pro-
viding an execution environment for enterprise applications. The organization of Red Fox
is shown in Figure 3, which illustrates its capability of compiling LogiQL source, a super-
set of Datalog, and converting it into GPU binary code. It is the only open source system
known to date that can run the full TPC-H queries suite on GPUs. The purpose of Red
Fox is to improve energy efficiency, increase the amount of parallelism, and reduce data
movement between the host and the GPU. It provides the optimized implementation of RA
operators on GPUs. It uses hybrid multi-stage algorithms for the primitives designed to
utilize all cores and saturate memory bandwidth [20]. It also optimizes data movement
between the host and the GPU by increasing the granularity of the kernel computation
using the principle of temporal locality [13]. Red Fox also applies cluster-wide memory























Figure 3: Red Fox Platform Diagram [1]
The Red Fox compilation and run-time infrastructure, illustrated in Figure 3, is com-
prised of the following components: 1) LogiQL front-end, which takes LogicQL program
as input, parses and analyzes it to produce an intermediate representation (IR) of the query
plan for primitives; 2) RA primitives CUDA library, which contains the optimized imple-
mentation of RA and related primitives in CUDA. Because of the implementation of these
7
primitives in CUDA, Red Fox is supported only on NVIDIA GPUs. This thesis provides
the implementation of these primitives in OpenCL so that this framework can take advan-
tage of many platforms; 3) RA to kernel compiler, which takes in the query plan and the
executable CUDA implementation of the primitives and converts it into the kernel IR; and
4) run-time manager, which executes the binary of the kernel IR. As already listed, the
entire framework is divided into separate components that facilitate the easy integration of
other language front ends and GPU backends.
2.4 TPC-H Benchmark
The TPC-H [22] benchmark is a decision support benchmark suite that provides a set of
ad-hoc business queries. Using multiple data types and operators on large amounts of data
sets, this suite, which consists of 22 queries with a high degree of complexity, addresses
real-world business problems. The Red Fox infrastructure supports this full set of queries
and achieves high speedup compared to a commercial LogiQL [15] system implementation
optimized for CPUs [1]. In this thesis, in addition to the individual primitives themselves,
we will analyze the performance of micro-benchmarks constructed from an analysis of the
TPC-H benchmark. These micro-benchmarks [13] represent commonly occurring patterns
of dependent kernels that were found to occur in the 22 queries. The micro-benchmarks
are discussed in detail in Chapter 4.
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CHAPTER 3
RED FOX OPENCL PRIMITIVES LIBRARY
The Red Fox primitives library contains relational algebra, arithmetic, and other related
primitives required to efficiently execute relational queries. We are merging our OpenCL
primitives library with the RA primitives CUDA library in Red Fox so that it can take
advantage of modern multi-core, many-core, and other recent processors and accelerators.
This chapter lists and describes the primitives present in the library and the algorithmic
structure of each.
3.1 Primitives
The library is comprised of relational algebra operators (i.e., PROJECT, SELECT, CROSS
PRODUCT, INNER JOIN, SET INTERSECTION, SET UNION, SET DIFFERENCE),
math primitives (i.e., REDUCE, REDUCE BY KEY), and other primitives (i.e., SORT,
UNIQUE) as described in Table 2. The table provides a brief description of all of the
primitives implemented as a part of this thesis. These primitives are sufficient to execute
all of the TPC-H queries. In examples provided with the primitives in Table 2, the first
attribute is ”key,” the second attribute is ”value,” and both are unsigned integers. However,
in the case of the output of INNER JOIN, the first attribute is key and the other two are
value attributes.
9
Table 2: Set of Implemented Primitives
Operators Description Examples
PROJECT
A unary operator that selects one or
more attributes from an input relation
to produce a new output relation.
x={(4, a), (1, b)}
Project(x.key)→ {4, 1}
SELECT
A unary operator that selects a set of tu-
ples from an input relation that satisfies
certain filter criteria, applied on one or
more tuple attributes, to produce a new
output relation.
x={(4, a), (1, b)}
Select(x.key >2)→ {(4, a)}
CROSS
PRODUCT
A binary operator that combines every
tuple of one input relation to all of the
tuples of the second input relation to
produce a new relation.
x={(4, a), (1, b)}, y={(1, c)}
Product(x,y)→ {(4, a, 1, c), (1, b, 1, c)}
INNER JOIN
A binary operator that combines the tu-
ples with the same keys in both input
relations to produce the output relation.
x={(4, a), (1, b)}, y={(1, c)}
InnerJoin(x,y)→ {(1, b, c)}
SET
INTERSECTION
A binary operator that puts tuples
present in the input relations with the
same keys and values in the output re-
lation.




A binary operator that combines all of
the tuples of the input relations after re-
moving duplicates to produce the out-
put relation.
x={(4, a), (1, b)}, y={(1, c)}
Union(x,y)→ {(1, c), (1, b), (4, a)}
SET
DIFFERENCE
A binary operator that puts the tuples
of one input relation that do not exist in
the second input relation in the output
relation.
x={(4, a), (1, b)}, y={(1, b), (4, c)}
Difference(x,y)→ {(4, a)}
SORT
A unary operator that sorts the tuples
of an attribute (either a key or a value
attribute) in ascending order. For key-
value pairs, it sorts the tuples of the key
attribute in ascending order and sorts
the value attribute in ascending order
relative to the key attribute.
x={(4, a), (1, b), (1, a)}
Sort(x)→ {(1, a), (1, b), (4, a)}
UNIQUE A unary operator that removes consec-utive duplicates in an attribute.
x={4, 1, 1, 1, 5, 7, 7, 2}
Unique(x)→ {4, 1, 5, 7, 2}
REDUCE A unary operator that sums the tuplesof an attribute.




A unary operator that, for each group of
consecutive keys, sums the respective
tuples of another attribute.
x={(4, a), (1, b), (1, a)}
ReduceByKey(x)→ {(4, a), (1, a + b)}
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3.2 Algorithm Design
This section describes the high-level algorithmic structure of the primitives in the library.
These algorithms have a structure very similar to those described in [20]. The main differ-
ences are changes in the algorithms that optimize them for both CPUs and GPUs, and the
challenges faced in translating these algorithms into a different language. In [20], Diamos
et al. presented the implementation of primitives in CUDA optimized for Nvidia GPUs.
Accounting for multiple underlying architectures, we wrote our algorithms in OpenCL.
Moreover, our library contains not only the basic relational database operators described
in [20] but also the additional primitives such as aggregation, required to execute basic
relational queries. Most of the primitives in the library are implemented using the same se-
quence of stages: partition, compute, gather. Note that our relations are stored as a densely
packed array of tuples, each of which comprises two attributes, a key and a value. Each
tuple supports one key and up to three value attributes (up to 256 bits). Many of our al-
gorithms that require complex partitioning store the input relations and maintain results in
sorted form because operations such as array/vector partitioning and tuple lookup are effi-
cient with the sorted array/vector. Because of this sorted property, algorithms are executed
in an efficient manner on multi-core and many-core processors. The overview of primitives
algorithms is given as follows:
3.2.1 PROJECT
A data-parallel operation that removes one or more attributes from the input relation and
returns only selected attribute(s) in the output relation is PROJECT, which takes advantage
of thread-level parallelism. As no complex partitioning is required for this operator, its
implementation is relatively simple. Only one pass is required by our algorithm in which
each work-item operates on one input tuple. Each work-item picks the specified attribute
from the tuple, ”key” in our case, places it in the register, and then transfers it to the output
memory as shown in Algorithm 1. Every work-item operates in parallel, but its operation
11
is serialized if available hardware resources such as registers are not sufficient for all work-
items in action.






In SELECT, the key of each input tuple is evaluated for a given predicate function. If the
comparison is successful, the entire tuple is copied to the output relation; otherwise, the
tuple is ignored. To implement this algorithm following the efficient three-stage proce-
dure (i.e., partitioning, computing, and gathering), four OpenCL kernels are sequentially
executed. Since complex partitioning is not required by SELECT, both partitioning and
computational stages are performed by the first kernel, the gathering stage is performed by
the fourth kernel, and other simple operations required to complete the SELECT operation
are performed by second and third kernels, described later in the section. In the first kernel
given by Algorithm 2, the input tuples are divided into the same number of equal-sized
partitions as the number of work-groups. Each work-item is devoted to one tuple. The
work-item reads the tuple in a register, determines the result of the predicate comparison,
and stores the resulting Boolean, countReg, in another register. Work-items in each parti-
tion, or work-group, compute the parallel prefix-sum of countReg following Algorithm 3 to
determine the positions of resulting tuples in the intermediate output memory set aside for
each partition. This intermediate memory chunk can contain any number of tuples in the re-
spective partition, depending on the predicate function; thus, we do not know the resulting
size returned by each partition beforehand. To improve memory efficiency, a work-group
transfers selected tuples first to the shared memory and then in bulk to the global memory
dedicated to each partition. Therefore, gaps are left between the consecutive chunks in the
global memory. An intermediate array stores the number of matched tuples found by each
12
partition. To combine tuples selected by each partition, the parallel prefix sum is deter-
mined by second and third kernels to compute the indices of all the matched tuples in the
output relation. The parallel prefix sum performed by the second kernel is given in Algo-
rithm 3 and partitions in the second kernel is combined by the third kernel (not shown here).
Finally, gaps between the tuples are removed by the fourth kernel, Algorithm 4, by placing
them in contiguous positions, computed by second and third kernels. To improve memory
efficiency, this memory-to-memory transfer in the fourth kernel, or the gather stage, is also
done in bulk. SET operations and INNER JOIN use the gather kernel in a similar fashion.
foreach partition p in parallel do




if keyReg < THRESHOLD then
countReg← 1;
end
indexReg← positions of selected tuples obtained from Algorithm 3;
totalReg← number of selected tuples obtained from Algorithm 3;




if lw < totalReg then
globalPartition[lw]← local[lw];
end







Another relatively simple operator that uses two input relations, PRODUCT, combines each
tuple of one input relation with all the tuples of the other. Therefore, the number of tuples
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foreach work-item w (with local id lw) in parallel do




localBu f f er ← input[w];
for i← 0 to numOfPartitions do
if numOfPartitions > 2i then
if lw ≤ 2i then






Algorithm 3: Parallel Prefix Sum
foreach partition p in parallel do
foreach local work-item lw in parallel do






in the output relation is the product of the number of tuples in both relations. To implement
PRODUCT, no special partitioning is required, so we divide the input tuples into the same
number of equal-sized partitions as the number of generated work-groups. Since each tuple
is accessed multiple times, each work-group places its assigned tuples in the shared local
memory for faster access. After combining the tuples, the work-groups transfer them to
the global memory. Since we know the output size a priori, we do not need to determine it
separately, as we did for SELECT. Algorithm 5 gives the precise description of PRODUCT.
foreach work-item w (with local id lw) in parallel do
le f tReg← le f t[w];
for i← 0 to elements in right array do
rightLocal[lw]← right[lw + i];
for j← 0 to localSize do
output ← leftReg and rightLocal[j];
end





The most complex operators are INNER JOIN and set family. INNER JOIN takes in two
sorted input relations and combines tuples containing the same keys. The implementation
of INNER JOIN consists of the same three stages (i.e., partition, compute, and gather)
and use five OpenCL kernels. In INNER JOIN, we use a separate kernel for the complex
partitioning of input relations. One input relation (left) is divided into the same number
of equal-sized partitions as the number of generated work-groups. Based on the pivot
elements of each partition on the left, we use a binary search to look up tuples in the other
input (right). In this way, we create partitions on the right that may contain tuples with
the same keys. Along with finding bounds, we predict the output size of each partition in
this partitioning kernel. After the partitioning stage, the parallel prefix sum is computed
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by the second kernel given by Algorithm 3. These partitions are combined by the third
kernel to determine the actual starting position of the output of each partition. The actual
join operation, depicted in Algorithm 6, is performed by the fourth kernel. In this kernel,
the tuples in each partition are first placed in the local shared memory. Then each work-
item takes one tuple of the partition on the right, finds the number of matching tuples in
the partition on the left using the same binary search, and stores this number in a register,
foundCountReg. If the partition on the right does not fit in the local memory, it is brought to
the local memory in multiple iterations and the same work is performed. Subsequently, the
prefix sum is computed on foundCountReg to find the index of each resulting tuple in the
output memory. The joined tuples are first placed in the local memory at their respective
indices and then transferred to the intermediate output memory. The resulting count of
the number of joined tuples is also stored in an array. After the computation in the fourth
kernel, the implementation of last three kernels is the same as described for the SELECT
operator.
3.2.5 SET Family
SET INTERSECTION, SET UNION, and SET DIFFERENCE operate on two sorted input
relations. INTERSECTION finds the common key-value pairs in both. After eliminating
the duplicates, UNION combines all tuples in both relations. DIFFERENCE selects tuples
that exist only in one relation. The implementation of the SET family follows the same
series of kernels and steps as that of INNER JOIN (Algorithm 6), but it differs in the
partitioning step and the actual computation. To identify duplicate key-value pairs, every
tuple is assigned a rank. Every unique tuple has a 0 rank, and with every occurrence
of the same tuple, the rank is increased by 1. Although SET family also uses a binary
search to perform partitioning, in this case, partitioning is not just based on keys but on the
combination of keys, values, and ranks. The implementation of the second kernel, parallel
prefix sum, given by Algorithm 3, and that of the third kernel is same as that in JOIN.
The actual computation kernels differ in INTERSECTION, UNION, and DIFFERENCE.
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foreach partition p (left and corresponding right) in parallel do
while one of both left and right partitions not exhausted do
foreach work-item w (with local id lw) in parallel do
rightLocal[lw]← right[w];
le f tLocal[lw]← le f t[w];
if the last tuple key of leftLocal < the first tuple key of rightLocal then
go to the end of leftLocal;
else
if the last tuple key of rightLocal < the first tuple key of leftLocal then




while right partition end do
rightLocal[lw]← right[w];












Algorithm 6: INNER JOIN
rightReg← right[lw];
lowerReg← lowerBound for rightReg.key in leftLocal;
upperReg← upperBound for rightReg.key in leftLocal;
f oundCountReg← upperReg − lowerReg;
indexReg = positions of selected tuples obtained from Algorithm 3;
totalReg = number of selected tuples obtained from Algorithm 3;
if totalReg < size of outputLocal then
for i← 0 to foundCountReg do




put in multiple iterations from outputLocal to output;
end
Algorithm 7: JOIN Block
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In the case of INTERSECTION, we take the output size of each partition as the minimum
size of two partitions. The work-group brings the tuples of two partitions into the local
shared memory, and each work-item takes charge of one tuple in the second input partition.
Then it performs the binary search to find its lower and upper bounds. If the same tuple
with the same rank is found in the first input partition, the count register is incremented.
In UNION, the count register increases even if a tuple is not found in the second partition
because we have to place all of the tuples in the output after removing the duplicates. Each
work-item saves its lower and upper bounds in local memory and finds the leftover tuples
in the first partition by subtracting its lower bound from the upper bound, calculated by the
previous work-item. This count is also added to the count register to determine the number
of resulting tuples. Here, we take the output size of each partition as the sum of the sizes of
two partitions. In DIFFERENCE, each work-item operates on one tuple and checks to see
if it exists in the second partition. If it does not, the count register is increased by 1. For
DIFFERENCE, we take the output size of each partition as the size of the first partition. In
case of all three operators of the SET family, the implementation of last three kernels is the
same as described for the SELECT operator.
3.2.6 SORT
SORT is taken from VexCL [23], a vector expression template library that facilitates the
writing of code in OpenCL and CUDA by reducing the boilerplate code and providing
simple APIs for commonly used functions while programming GPGPUs. These frequently
occurring functions include sort, reduce, and scan. VexCL is open-source and provided un-
der an MIT license. It provides both CUDA and OpenCL backends and works on multiple
devices and platforms. Details about this library can be found in [23]. From this library,
we chose SORT because the algorithm is based on Sean Baxter’s SORT algorithm [24].
Modern GPU is considered to have very fast and efficient algorithms and codes. Other
open-source OpenCL SORT codes or algorithms available online work with inputs of sizes
of a power of two, including codes in AMD and Nvidia SDK, or they are restricted to a
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particular platform such as SORT in the Bolt library [25].
3.2.7 UNIQUE
The UNIQUE operator removes consecutive duplicates within the provided attribute. The
input sequence does not need to be sorted. Our implementation of UNIQUE is similar to
that of SELECT (Algorithm 2), in which partitioning and computation stages are performed
in the first kernel and output tuples are gathered by the last kernel. Instead of comparing
input tuples with a predicate function, each tuple, or an element in this context, is compared
with its adjacent element in the sequence. After simple partitioning, depending on the gen-
erated number of work-groups, each work-item of a work-group takes one element of the
same index as its work-item ID from the input sequence, places it in a register, takes the
next adjacent element, places it in another register, and then determines if they are equal or
not. It is similar to creating two input sequences, one starting from the first element of the
actual input and ending at the next to the last element and the other starting from the sec-
ond element and ending at the last element, and then comparing corresponding elements.
If they are not equal, another register or flag is set at 1; otherwise, it is set at 0. Note that
work-items in the partition are equal to the size of the partition, but active work-items are
one less than the size. The flag is initially set at 1 so that the last idle work-item has a flag
value of 1. The prefix sum is calculated on this register, and the positions of the resulting
unique elements or tuples in the intermediate output memory are determined. The unique
elements are first placed in local shared memory and then transferred to global memory in
bulk. The number of resulting tuples are stored in an intermediate OpenCL buffer. This
algorithm is given in precise form in Algorithm 8. To eliminate duplicates on the edges of
consecutive partitions, a separate kernel is called. If the same tuple is present on the edges
of partitions, the tuple in the former partition is eliminated by reducing the partition size
by one in the intermediate buffer. The implementation of last three kernels is same as that
described for the SELECT operator.
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foreach partition p in parallel do
foreach work-item w (with local id lw) in parallel do
countReg← 1;
if w is not the last work-item of the partition then
reg1← input[w];
reg2← input[w];




indexReg← positions of selected tuples obtained from Algorithm 3;
totalReg← number of selected tuples obtained from Algorithm 3;
if countReg is equal to 1 then
local[indexReg]← reg1;
end
foreach lw < totalReg do
output[lw]← local[lw];
end








A simple aggregation operation, REDUCE, processes a single attribute as in UNIQUE (Al-
gorithm 8). REDUCE sums all the tuples or elements in the attribute and stores the result in
the output variable. In our implementation, Algorithm 9, the input attribute is first brought
in the local shared memory in a coalesced manner. Then, each work-group operates on its
own partition. Half of the work-group starts the reduction process and each work-item from
one half adds the value from the other half to its value. This process is performed in a loop
in which the number of work-items and the number of partitions decrease by half in every
iteration until the number becomes one. By that time, the partial sum of this work-group is
in the first position of the local cache. Every local work-item 0 (any work-item can do this)
places this partial sum in global memory and is returned to the host side. The final sum is
calculated on the host for efficiency reasons.
foreach work-item w (with local id lw) in parallel do
local[lw]← input[w];
end
foreach partition p in parallel do
while partitionSize > 0 do
partitionS ize← partitionS ize/2;
foreach local work-item lw in parallel do
local[lw]← local[lw] + local[lw + partitionS ize];
end
end





3.2.9 REDUCE BY KEY
The implementation of REDUCE BY KEY is a little more involved than that of UNIQUE
(Algorithm 8), but differs significantly from that of REDUCE (Algorithm 9). REDUCE
BY KEY works on key-value pairs and reduces or accumulates the elements in the value
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attribute that correspond to consecutive duplicates in the key attribute. This operator also
consists of four OpenCL kernels as described in SELECT, and the last three are exactly
the same. In the first kernel, Algorithm 11, simple partitioning is done as before, and each
work-item in the work-group puts the element on the index in the same way as the the
work-item ID and its next adjacent element in registers. All the steps performed in Algo-
rithm 8 are repeated in this kernel for the key attribute and are not shown in REDUCE BY
KEY (Algorithm 11). For the value attribute, we initialize another register to determine
the actual position of tuples of the value attribute. To calculate the value of the flag, local
work-item 0 saves a value of 1 in the flag, and the remaining work-items in the work-group
compare the values of the elements of the value attribute in two registers to check for equal-
ity. If they are same, the work-item sets the flag value at 0; otherwise, it is set at 1. Then, to
determine the position of the resulting tuples for the value attribute, the work-group com-
putes the inclusive scan (Algorithm 10) on flags. The work-items that evaluated unique
keys place corresponding values in the local memory at the respective index determined
by the scan and then waits on the barrier. After synchronization, the work-items with flag
value 0 perform the atomic addition of the values in the register and the values stored at
positions corresponding to duplicate keys to avoid the race condition. Finally, the resulting
tuples in the local memory are transferred to the global memory in bulk. The reduced num-
ber of tuples in each partition is saved in an intermediate buffer. The corner case is handled
in the same way as it is in UNIQUE. In this implementation, in the case of duplicates at
the edges of the partition, the value in the former partition is added to the value of the later
partition, and the size of the former partition is decreased by one.
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foreach work-item w (with local id lw) in parallel do
localBu f f er ← input[w];
for i← 0 to numOfPartitions do
if numOfPartitions > 2i then
if lw ≤ 2i then






Algorithm 10: Inclusive scan
foreach partition p in parallel do
foreach work-item w (with local id lw) in parallel do
f lag← 1;
if w not equal to 0 then
reg1← input[w].key;
reg2← input[w − 1].key;




indexReg← positions of selected tuples obtained from Algorithm 3;
totalReg← number of selected tuples obtained from Algorithm 3;
if flag is equal to 1 then
local[indexReg]← input[w].value;
end
if flag is equal to 0 then
local[indexReg]← local[indexReg] + input[w].value;
end
foreach lw < totalReg do
output[lw]← local[lw];
end









This chapter describes the target platforms used in this study and the results of the evalua-
tion of our library on these platforms. The goal is to cover almost all the main architectural
variants of CPU and GPU integration.
4.1 Target Platforms
In our experiments, we used CPU- and GPU-only homogeneous architectures and discrete
and integrated heterogeneous architectures. In the discrete heterogeneous architectures
(discrete GPUs), the PCI-e bus connects the CPU to the discrete GPU whereas in inte-
grated heterogeneous architectures, the CPU and the GPU reside on the same die (fused
CPU-GPU). Our CPU-only homogeneous architectures include the CPUs of the Intel Ivy
Bridge i5-3470 machine and the AMD A10-5800K APU (Trinity) machine, and our in-
tegrated heterogeneous architectures consist of fused GPUs, Intel HD2500 graphics, and
ATI Radeon HD7660D of the Ivy Bridge and Trinity. For our example of heterogeneous
discrete architecture, we connected the ATI Radeon HD 5870 GPU to the CPU of the AMD
APU via the PCI-e bus. We also used the HD 5870 GPU as an example of the GPU-only
homogeneous architecture. The specifications of machines we used in our experiments are
provided in Table 3. A brief description of each architecture is provided in the following
sections:
4.1.1 Intel Ivy Bridge CPU Architecture
Figure 4 taken from [26] represents the main features of the Intel ivy bridge architecture.
As specified in Table 3, our experimental machine, i5-3470, has a quad-core CPU with a
three-level cache hierarchy. Each core, an x86-64 core, has a dedicated level 1 (L1) and
level 2 (L2) cache. The third level L3 cache, which is also the last level cache, is shared
by four CPU cores, the GPU, and the system agent via a ring bus. The system agent holds
24
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a couple of interfaces and links such as a PCI-e interface, a direct media interface (DMI)
link, a dual-channel DDR3 memory controller, and a display controller, not shown in the
architecture diagram for simplicity. The GPU is on the same die in the ivy bridge, and its
architecture is explained in Section 4.1.3.
CPU Core
Shared Last Level Cache











L2 Cache L2 Cache L2 Cache L2 Cache
Figure 4: Intel Ivy Bridge Architecture
4.1.2 AMD Trinity CPU Architecture
Figure 5 taken from [27] shows the prominent features of the CPU architecture of AMD
A10 Trinity APUs. We used the AMD A10-5800K machine containing the trinity APU,
which has quad-core Piledriver CPU cores. Unlike the Intel ivy bridge, it has a two- instead
of a three-level cache hierarchy. The architecture also contains a DDR3 memory controller,
a PCIe interface, and other links and interfaces not included in the figure so that relevant
features are emphasized. As evident from Figures 4 and 5, Intel has dedicated more space
to the CPU while AMD has dedicated more area to the GPU.
4.1.3 Intel HD 2500 GPU Architecture
The architecture of the GPU in the Intel i5-3470 machine in our experiments are illustrated
in Figure 6 taken from [28]. The architecture contains six execution units, labeled EUs in
the figure. Each EU is a 16-way SIMD and 8-way threaded core. The 8-way threading
refers to the number of SMT threads, or hyperthreads, that each of the six execution units
(EUs) of the HD 2500 GPU have. Since there is less data access locality than on CPUs,
GPUs make use of multiple hyperthreads to minimize or even avoid the high cost of mem-












Figure 5: AMD Trinity Architecture
dedicated to work-items and local memory shared by all work-items in a work-group. The



















Figure 6: Intel HD2500 Architecture
4.1.4 AMD Northern Island and Evergreen GPUs Architecture
Figure 7 taken from [29] shows the architecture of both AMD GPUs used in our exper-
iments. Both of these devices contain several compute units with unique structures and
numbers depending on the GPU family they belong to. The discrete AMD GPU, HD 5870,
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is a part of the AMD Evergreen GPU family and the AMD integrated GPU, HD 7660D, is
a part of the AMD Northern Islands GPU series. A compute unit is comprised of numer-
ous processing elements, each of which has multiple ALUs. In the Evergreen GPU, the
processing element contains ALUs in a 4-way VLIW (VLIW4) configuration and in the
Northern Islands GPU, they are a 5-way VLIW (VLIW5) configuration. One work-item
works on one processing element, that is, 4 or 5 ALUs at a time. Both AMD GPUs contain
L1 and L2 caches along with general purpose registers dedicated to one work-item and the














































Figure 7: AMD GPU Architecture
4.2 Performance Evaluation of Primitives
We did our performance evaluation using Visual Studio 2012 on Windows 7 and used The
OpenCL 1.2 Specification [16]. The reported execution time is obtained after averaging
the time obtained after each primitive is run 10,000 times. The y-axis is on a logarithmic
scale and each value is obtained after taking log to the base 10 of the execution time in
microseconds, and the x-axis represents the size of each input relation (i.e., the number of
tuples * size of each tuple). To evaluate the library, we assign a single attribute as an input
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to UNIQUE and REDUCE and for other operators, we provided each of them with the
input tuples that comprise of one key and one value attribute. The legend accompanying
the following figures is provided in Figure 8.
Figure 8: Common legend for graphs representing the execution time
We did not use any special memory flags to obtain the results which means that input
data is transferred to the GPU memory and resides there during computation. The input data
size is bound by the maximum buffer size limit that is one-fourth of the global memory
size of the GPU, imposed by all OpenCL vendors. The minimum ”maximum memory
allocation limit” across the devices we are using is on the AMD fused GPU and that is
200,540,160 bytes. Therefore, we used 128MB size buffer as the the maximum input buffer
size. To illustrate the kernel execution time, the time spent by the primitive on the OpenCL
device, we did not take the data transfer time and the kernel invocation time into account.
Figure 9 depicts the performance achieved by a simple primitive PROJECT that is a highly
parallelizable operator. As evident from the graph, the discrete GPU is outperforming
other devices. This is because of the fact that the discrete GPU has more compute units and
higher memory bandwidth, thus, taking the least time for execution. Figure 11 shows the
execution time of an irregular operator INNER JOIN. The discrete GPU is again executing
it faster for the same reason. Only in the case of PRODUCT (Figure 10), CPUs perform
better because PRODUCT is not only memory bound, but also requires a large amount of
memory. CPUs have larger caches than GPUs and hence they perform better in this case.
Figures that represent the kernel execution time of all primitives on all devices can be found
in Appendix A.
Even though the discrete GPU is executing all kernels faster, a significant amount of
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Figure 9: The integrated GPU outperforms CPUs and even integrated GPUs in the case of































Figure 10: CPUs perform significantly better than GPUs for the primitive PRODUCT,
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Figure 11: The discrete GPU executes the compute-intensive operator INNER JOIN faster
than other devices
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of simple primitives such as PROJECT, the kernel execution time is a very small fraction
of the total execution time because the rest of the time is spent on transferring data as can
be seen in Figure 12. Transferring data from the host buffer to the device buffer and vice
versa is relatively faster in integrated GPUs and CPUs than the discrete GPU. This slow
transfer in the discrete GPU is due to the slow PCI-e bus. Moreover, integrated GPUs
and CPUs execute kernels slowly than the discrete GPU. Because of these two reasons,
devices other than the discrete GPU spend more time in execution compared to the data
transfer, especially in the case of complex primitives such as INNER JOIN (Figure 14)
and PRODUCT (Figure 13). These graphs are giving a pictorial view of the normalized
execution time spent on transferring data and executing kernels. In these graphs, each bar
from five bars corresponding to one input size represents one device. The lower parts that
are in the shades of green represent the percentage of the total time spent on executing
kernels and upper portions in the shades of blue show the percentage of the total time
taken to transfer data between the host and the OpenCL device. In some graphs, a two is
multiplied with the input size on x-axis, which shows that the primitive takes two relations
as input.
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Figure 12: The normalized execution time of the simplest operator PROJECT shows that
devices spend more time in transferring data than that in actual execution
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Figure 13: The execution of the PRODUCT operator is very slow on GPUs, therefore, the
percentage of the time spent on transferring data is less than that on execution. The data
transfer time is negligible in case of CPUs
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Figure 14: In the case of the complex operator INNER JOIN, the discrete GPU operates
the fastest but the data transfer time is significantly large. Integrated GPUs and CPUs are




After a detailed analysis of TPC-H queries [13], Wu et al. identified a set of commonly
occurring patterns of relational operators. The frequently occurring combinations of ker-
nels, called ”micro-kernels”, drawn from the TPC-H benchmark suite, are shown in Figure
15 from [13]. From now on, we will call them (A), (B), (C), (D), and (E). The micro-
benchmark (A) contains a series of SELECT operators that obtain the required tuples from
the input relation; (B) consists of multiple dependent JOIN operators, which result in a
large output relation that combines three input relations. (C) applies the JOIN operator on
three input relations, following the SELECT operation on the relations and therefore, JOIN
works on input relations that are smaller in (C) than in (B); then after SELECT and JOIN,
required attributes are obtained using the PROJECT operator. (D) applies different filters
on the one input relation to obtain different results; and (E) performs arithmetic operations
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Output
Figure 15: Micro-kernels from TPC-H queries
4.4 Performance Evaluation of Micro-benchmarks
Graphs/Figures in this section use the legend in Figure 8. The x-axis in graphs represents
the size of the input relation if only one input is used and the size of each input relation
in case of two inputs (number of tuples in the input relation * size of each tuple). The
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y-axis is the execution time in microseconds on a logarithmic scale (base 10). Figures 16a,
16c, 16e, 16g, and 17a illustrate the kernel execution time of these micro-benchmarks on
the y-axis taken by each device. These graphs do not include the kernel launch time and
the data transfer time. As evident from these graphs, the discrete GPU executes all the
micro-benchmarks in the least amount of time. Integrated GPUs are next in line followed
by CPUs. When the total execution time is plotted against the input size, which includes
the kernel launch time, kernel execution time, and data-transfer time, results come out to be
slightly different as can be seen in Figures 16b, 16d, 16f, 16h, and 17b. The performance of
the discrete GPU is now comparable to that of integrated GPUs in case of all benchmarks
except for micro-benchmark (E). In case of (E), the total time taken by the discrete GPU is
more than some of the other devices. The reason is that kernels in (E) are very simple and
take very little time to execute especially on the discrete GPU as shown in Figure 17a, but
the time to transfer three input relations from the host to the device is more than the total
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(h) The total execution time of (D)
Figure 16: For complex micro-benchmarks (A), (B), (C), and (D), the discrete GPU is
taking the minimum execution time. The difference is quite significant from other devices
when only the kernel execution time is considered. The discrete GPU performs fairly good
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(b) The total execution time of (E)
Figure 17: For the simple micro-benchmark (E), the discrete GPU is outperforming other
devices when only the execution time of kernels is measured. The inclusion of the data




This thesis accomplishes the goal of providing the OpenCL implementation of primitives
required for data-intensive relational query processing, which executes on a wide range
of GPUs and CPUs. With this portability feature, all GPUs and CPUs in the system can
be fully utilized at run time, which is currently not possible with CUDA implementation.
The ability to fully utilize GPUs and CPUs in the system is a major contribution of this
thesis. Several other observations from our experiments provide additional useful insights
summarized as follows:
• Because of the large number of compute units, high memory bandwidth, and many
on-chip resources, the discrete GPU takes the smallest amount of the execution time
for all primitives when data fits in the device memory.
• The total execution time is the sum of the kernel execution time, the kernel launch
time, and the data transfer time. In case of the discrete GPU, the data movement
between the host/CPU and the device presents a performance bottleneck because the
time to execute the primitives on the discrete GPU is much shorter than the data
transfer time.
• In all processors, particularly in the case of the discrete GPU, very simple primitives
such as PROJECT, in which the kernel execution time is a very small fraction of the
overall execution, the time spent on transferring data between the host and the device
dominates the total execution time. Since the data transfer time is shorter for fused
GPUs and CPUs, the total execution time of primitives ends up being shorter than
that on the discrete GPU.
• Since we are dealing with large data sets, the data transfer time cannot be reduced by
using pinned memory, a scarce resource that cannot accommodate large inputs and
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output relations used and produced by the primitives. Therefore, we cannot fully take
advantage of zero-copy memory accesses, but instead, we have to perform (relatively
slow) transfers between the host and the device.
• In our experiments, we limited the size of our input and output buffers to the mini-
mum of the maximum allocation size on all devices. This limit differs across devices
depending on the size of the global memory for GPUs and RAM in case of CPUs.
The maximum allocation limit is a quarter of the available global memory or RAM.
To run primitives for input sizes larger than the size of the maximum allocation size,
we would have to perform multiple iterations or data transfers. Thus, in future work,
to reduce the transfer time, we will pursue more innovative approaches such as trans-
ferring compressed data.
• The experimental results obtained from running the TPC-H micro-benchmarks also
show that the execution time of kernels running on the more powerful discrete GPU
is significantly less than that on other processors. After taking into account the data
transfer time of multiple inputs and outputs between the host and the device, and
buffers across kernels, the performance of the discrete GPU is slightly better than in-
tegrated GPUs in complex micro-benchmarks and worse in case of the simple arith-
metic micro-benchmark.
• From our experimental results, we conclude that when scheduling kernels for exe-
cution on a system with both fused and discrete GPUs, one should schedule fine-
grained kernels on the fused GPU, complex kernels on the discrete GPU, and kernels
requiring a large amount of memory on the CPU. The OpenCL implementation of
this library makes such scheduling decisions possible, thereby enabling one to op-
portunistically choose and use core types that are available at run time.
Future steps will extend the Red Fox back-end so that it can transparently utilize OpenCL




In this thesis, we have presented a portable library containing RA (relational algebra), arith-
metic, and other related primitives required to run data-intensive relational queries. These
primitives or operators are written in OpenCL and generally exhibit good performance
across various platforms. In our experiments, we used multiple GPUs and CPUs to evalu-
ate the library and concluded that since discrete GPUs are rich in resources and powerful,
they outperform other integrated GPUs and CPUs. Although data transfer time contributes
to a significant portion of the total execution time of discrete GPUs, the computation power
of integrated GPUs and CPUs is still not sufficient to compete with the short execution time
of discrete GPUs. When multiple primitives are executed in TPC-H micro-benchmarks, the
performance of the discrete GPU and fused GPUs is comparable with the discrete GPU per-
forming slightly better. This finding suggests that in complex queries involving multiple
primitives that are common in data warehousing applications, less expensive integrated





The work presented in this thesis will be utilized and expanded in the following ways as
future work:
• The OpenCL primitives library will be integrated with the ongoing Red Fox project at
Georgia Tech. As already mentioned, Red Fox is currently supported only on Nvidia
processors and the integration of our library with the project will enable it to utilize
many other platforms.
• To achieve strong performance on a specific platform, primitives will be optimized
based on the underlying architecture. This optimization will fully utilize the available
features on the platform.
• Since the transfer of data from the host to the device and vice versa incurs the de-
cline in device performance, the industry is coming up with unified memory address
space between the host and the device to avoid the data transfer. This unified memory
model will enable us to execute massive amounts of data sets removing the limita-
tions imposed by the current slow transfer rates.
• The vendors of processors and accelerators are also adding a large number of pow-
erful computation units and on-chip resources on their devices, which in turn will be
beneficial in accelerating compute-intensive primitives.
• The big data market has been expanding at a very high rate. Massive amounts of data
have been produced and consumed by industries, social media, sensor technology,
and many other fields and the growth rate has been continuously increasing. This




KERNEL EXECUTION TIME OF PRIMITIVES USING A BASE 10
LOGARITHMIC SCALE
The time taken by OpenCL devices to execute all primitives is presented in Figures A.1,
A.2, A.3, A.4, A.5, A.6, A.7, A.8, A.9, and A.10. This time represents only the kernel
execution time and does not show the data transfer time and the kernel invocation time.
The y-axis is on a logarithmic scale and gives log to the base 10 of the execution time in
microseconds, and the x-axis represents the size of each input relation (i.e., the number of
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Figure A.10: REDUCE BY KEY
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APPENDIX B
NORMALIZED KERNEL EXECUTION AND DATA TRANSFER
TIME
Figures B.1, B.2, B.3, B.4, B.5, B.6, B.7, B.8, B.9, and B.10 illustrate the time spent on
transferring data between the host and the device and executing kernels of primitives on
all devices in the normalized form. The x-axis represents the input data size in bytes and
the y-axis shows the normalized execution time. Corresponding to each input data size,
each bar represents the normalized time of one of the five OpenCL devices used for our
experiments. The bottom bars in the shades of green exhibit the kernel execution time and
the bars in the shades of blue on the top of green bars depict the data transfer time. Note
that the execution time is normalized, which implies that graphs show the percentages of
the total time spent on the execution of kernels and transfer of data. In some graphs, a two
is multiplied with the input data size, which indicates that these primitives take two input
relations. In the legend, D and F written in brackets with GPUs represent discrete and fused
respectively.
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Figure B.1: PROJECT
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Figure B.2: SELECT
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Figure B.3: PRODUCT
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Figure B.4: INNER JOIN
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Figure B.5: SET INTERSECTION
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Figure B.6: SET UNION
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Figure B.7: SET DIFFERENCE
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Figure B.8: UNIQUE
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Figure B.9: REDUCE
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Figure B.10: REDUCE BY KEY
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